B. Computer Architecture MCQs-Arshad Iqbal 2019-06-14 Computer Architecture Multiple Choice Questions and Answers pdf: MCQs, Quizzes & Practice Tests. D. Cache size, Miss penalty, 52. Each problem starts on a new page. In computers, subtraction is generally carried out by _____. When two or more instructions that are independent of each other, overlap, they are called Dynamic Scheduling. 2. 1- True, 2- True A. Dataflow graph is also called as flow dependency graph. You will receive a link to create a new password via email. Please show all your work clearly in legible handwriting. D. Tape drives, 33. 1. B. Reduced instruction set computer (RISC), Complex instruction set computer (CISC) D. CD-ROM drive, 3. D. Very long instruction word (VLIW), Reduced instruction set computer (RISC), 65. This site uses Akismet to reduce spam. C. Memory C. Von-Neumann architecture, Dataflow architecture The two most common measures of I/O performance, used currently, are throughput and response time. Word IF C. Operands which do not have the same register as destination a^��\r���Q�EN�bd��,K�dL40���f�-��C��a��n\lE�K �g����QFsՑ����=�) �ݝ[�~)&�7ٌ��`��ك�c��!d.���B��C�m�H"��g�_��o�Ae�Zb� �br���h�h���ޙ���\5^�e�f�D�\ŷ�B[�����|_�P�l�2���M ��������>���"i'R�ąD^$q��s�\H��z��.��X��fk��H6������Ė� �u}y�U�'�E��n�t!�N��o麘8������zu�xBL�x��Y9XԮ���͞� �P��.�z���\���D�cݒ�E~�a ���;;(�4ό A. Pseudo-associative caches B. BWDB MCQ Test has been completed and Here we try to Solved Full Question Papers. Reduced instruction set computer C. Microprocessor, Multiprocessor 2. Control hazards, Structural hazards BWDB Question Solution 2019 Are […] 1- True, 2- False Structural hazards, Data hazards The ____________ should be checked for correctness. C. 1- False, 2- True D. 1- False, 2- False, 66. This is why we provide the ebook compilations in this website. 1. 2. A. Multiprocessor, UMA Table of Contents. Consider the design aspects of a CM5 system with 32 processor and state which of the below options is true? How many distinct functional units are present in CDC6600? Assembly language _____. A. Single data Consider the following statements with respect to MPP: Computer Architecture Examination Paper with Sample Solutions and Marking Scheme CS3 June 1995 Nigel Topham (January 7, 1996) Instructions to Candidates Answer any two questions. �l� �(�� ���Q�����⏊�J����4d4 �%|�M���FW�dhA��������Q���f��,��]� T�elg�v?����=ҡ���߭��I�5�w=�yu�]�j�W$Vv�r:�Ē� ��t�PB\�'��p��2|�|�Qs�S@�4cgiR&\����B]r&_�Cq���7�%6�'b��Z$e�J�S$!�2����'qS�i���?A/��]h�ǼU:��,���B kL��Ô�nj��K�r���m�Y�{T�ي��[��8�Tv�[�?|5/��b�Xb\���X�Y���D>R�;7R"�/���ʎU#3,� Hardware 1. For all five parts of this question, assume that we are using the five-stage pipelined MIPS machine described in the CS152 textbook. BWDB Question Solution 2019 are complete by our Briliant Student Before Solve BWDB question you need to check below Exam Paper set code with Exam Date. 1- False, 2- False B. 2. B. Turing machine architecture, Computational Model D. Very short instruction word, 39. C. Complex-process application Consider the below mentioned statements with respect to dataflow graph: 2. C. Vector functional unit C. Instruction fetch cycle I. B. A. Organisation A. File Type PDF Computer Architecture Exam Paper Computer Architecture Exam Paper Right here, we have countless ebook computer architecture exam paper and collections to check out. C. Reduced Instruction Set Computing ���%\�O�k�cѦ�O�u�#��B`2���Ύ`���@&�\"�Tq դ��Lj[�����8 !l����桘���&K��-c���;�~�P̊ن:W[�x����Ů���U�HI#�f��i��P�\�f��٘��7L��%��pp���t)�P���� ��i�� C. Register Mode Linear pipelines D. Branch instructions, 35. Click here to Download Computer Architecture MCQs with answers in pdf, Your email address will not be published. Floppy drive Consider the below mentioned statements with respect to virtual address mode. Integrated Circuits Show all your work. State all your assumptions. CPA stands for _____________. State True or False: Answer any SIX questions only. A. __________ is used to reduce cache hit time. D. Immediate Mode, 48. B. Concurrent B. ETA-10 C. Vector _____ is a register that temporarily stores the data that is to be written in the memory or the data received from the memory. Difference engine In pipelining, two or more instructions that are independent of each other can overlap. C. Address field %PDF-1.3 ______ identifies the address of memory location from where the data or instruction is to be accessed or where the data is to be stored. State True or False: )>F�����`���cm3��`ݭ�� �7�N���[�� ��w?�L쟲�6�D��e�.��3�ei�N�?月���v�I���l m���;��cn��j/���1���i#���5�Y�4pfv$��Q\�����O��F�Z��2o� ��cQ>�ۮsD��(`��XH(6>�m#�jr�O�W�C�����Ga';�����{>]RK�2�d��]��d�u�����.�'��3���nX�%$����a���X�2R�66Ǜ��$��X"�i�'P�F'ʇ�66q 6�U>��L% X��_|��I�G��V��Q�ί;����\�x���ӯ �z-&_uVR��4����rd��Og*��,j�Bv����|J1f����|a�E $���G�7ѹ�h�j3k���!.n���ޯ��9[ת:�U?��� 櫃�z C. Minicomputers Recognizing the artifice ways to acquire this ebook advanced computer architecture final exam solutions is additionally useful. II. One of the operands is the same as the result of the completing instruction D. Three-address instructions, 32. – on ***EACH*** page of the test in the space provided. Computer Architecture Exam Questions And Solutions|courierbi font size 13 format When somebody should go to the ebook stores, search instigation by shop, shelf by shelf, it is in reality problematic. A. 3. A. B. Computational Model C. Execute instruction 1- True, 2- True Place your name on EACH page of the test in the space provided. Performance Concepts. 2. D. Pascaline, 5. 1- True, 2- True 2. Architecture Questions and Answers Test your understanding with practice problems and step-by-step solutions. Lost your password? B. Carry-propagation adder State True or False: Which is the simplest scheme to handle branches? B. Pipelining C. Cell __________ occur when an instruction depends on the result of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline. Test Bank for Computer Organization and Architecture, 11th Edition, William Stallings, ISBN-10: 0135188970, ISBN-13: 9780135188972. A. 1. Memory Buffer Register, Memory Address Register C. Structural hazards C. Intel IA-64 architecture, RISC 2. 1- False, 2- False B. D. PC register, Branch prediction, 68. Processor consistency, Reorder buffer D. Memory access (MEM), 6. A. In the late 1970s, we observed the emerging of ___________ that were high-performance computers for scientific computing. C. 80 MFLOPS, 240 MFLOPS D. Micro-computers, 8. Data hazards B. C. Very long instruction word B. Non-blocking writes What I can't read, I can't score. D. Amdahl’s Law, 16. C. 1- False, 2- True A. Existence of any instruction which has read its operand Computer architecture quiz questions and answers pdf with practice tests for online exam prep and job interview prep. C. 1- True, 2- False C. Hewlett-Packard A. Fine-grain threading is considered as a ______ threading. Give an example of an area of computer architecture where bandwidth has improved faster than latency. 1- True, 2- False 1. 1. B. Bypasses 3. B. Two-address instructions Freeze or Flush the pipeline 2. 1. CSE 30321 – Computer Architecture I – Fall 2010 Final Exam December 13, 2010 Test Guidelines: 1. Miss rate, Miss penalty The four main functions of a computer.-Data processing Manipulation of information by the computer system (data come in and get processed, and the results go out immediately). GATE Previous Years Papers [PDF] – GATE 2021 score is valid for three years from the date of announcement of the results. ______________ means either stores can bypass loads or vice versa, without violating the memory data dependencies. B. The configuration, in which no difference between memory and I/O devices is seen by the CPU, is referred to as ________. Memory access completion cycle Branch processing, Intel IA-64 architecture Layout and ________ are the two aspects of branch processing. __________ occur from resource conflicts when the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution. 2. B. In dynamic scheduling, the hardware ______________ the instruction execution to reduce stalling of pipeline. D. 1- True, 2- False, 61. 1. ____ is an operation that fetches the non-zero elements of a sparse vector from memory. State True or False: B. C. Predict-not-taken or predict-untaken scheme In the virtual address mode, cache access efficiency is faster than physical addressing mode. B. Decode instruction SI232 Computer Architecture PRACTICE Final Exam Name _____ Alpha _____ Section: 3001 5001 (circle one) Note: This exam is closed-book, closed-notes. A. Carry-processor adder Throughput is the average number of tasks completed by the server over a period of time. The ALU performs the indicated operation on the operands prepared in the prior cycle and store the result in the specified destination operand location. D. 1- False, 2- True, 64. 1- True, 2- True B. Auto-increment or Auto-decrement Mode Leave answers in fractional form. D. Branch registers, 20. B. CPU’s In the year 1834, Babbage attempted to build a digital computer, called ___________. D. 1- False, 2- True, 70. B. Consider the following statements with respect to the number of pipeline stages used to perform a given task: A. 1- False, 2- True B. C. Task-level A. Random Instruction Set Computing Browse through all study tools. Describe how speculation can improve performance where dynamic scheduling cannot. In 1960s, the ____________ used to be the most prevalent ones. Consider the following statements with respect to I/O performance measures: C. Reduced instruction set computer (RISC), Very long instruction word (VLIW) 3. D. EX, 38. A. D. 1- False, 2- True, 67. Miss penalty, Cache size A. Pre-fetching State True or False: B. Computer Architecture MCQs with answers pdf multiple choice questions for students who are preparing for academic and competitive exam. D. Instruction Register, Memory Address Register, 53. We additionally meet the expense of variant types and furthermore type of the books to browse. A. Zero-address instructions C. Load vector operation �-��Ks�&�w֒L0� N'T%ѡ���`q̍��,bYXɇ�����cR����6��O�q>¸ 3. B. Sticky tokens In this mode, the instruction specifies a register in the CPU that contains the address of the operand and not the operand itself. 1. (6 points) The following is some code from Mr. Oza’s Nut Factory. D. Hazard in pipeline, 31. Jamia Indian Defence Personnel Assignments, Know about Online MBA Course of Manipal University in India, भारत में ओवरपॉपुलेशन – कारण, प्रभाव और इसे कैसे नियंत्रित करें, छात्र जीवन पर इंटरनेट का प्रभाव – इंटरनेट का जीवन पर नकारात्मक प्रभाव, District of Assam । Total Number of Districts in Assam with brief History, Operating System Objective Questions and answers pdf for GATE, Operating System Quiz Questions with Answers. C. Early restart and critical word first Computer Architecture - Instructions 1. B. C. Cache miss, Hazard in pipeline Which of the following storage devices require constant electricity? B. The beginning of the architecture of the Itanium processor took place at ________. D. Pseudo-associative caches, 51. 1- False, 2- False Introduction. 1. B. Assume each branch as not-taken 1- True, 2- True stream D. Reduced Instruction Set Compiler, 40. Memory, storage, networks, etc. Supercomputers, Main-frame computers Operation field 10. _____ is used to reduce cache hit time. A. D. Function-level. 1. B. A. CCF Cyber 205 1. 1- True, 2- False Status a. uses alphabetic codes in place of binary numbers used in machine language v��K����F��G%��8�b䲒AʅI>��p7 The processing elements are linked by a 2-dimension near-neighbor mesh and this gives an advantage of high bandwidth. C. Variable length technique A. either a memory word or the processor register. Memory addressing B. Branch prediction, Branch processing D. Addressing mode, 12. 1. A. B. A. D. 1- True, 2- False, 58. D. Straight bars, 34. x��ێ�Ƒ���ܻj@C�\E�ie���l�a����h$�������[�#��$3I&��ii���Ȍ��L&���w�we�ʿ�v+������O���g��kʧwe���{b\]��}�_����[Ϥ~���x����G��M;��Oe?�X�x�����cS�eS>�)�R^~���嫾�|�Gۖ��?�cy���������U~����]��]� �� E,���P>�o���s��V�J�K��ԌCu�;��71�I� A. Instruction-level Name: ... You should have 6 questions in 16 pages. D. PC-relative, 36. C. Structural hazards, Data hazard Disks The fourth generation of computers (1978-till date) was marked by use of _________. B. C. Instruction execution A. D. Dell, 4. Computer Architecture Exam Questions and Solutions. A. IAS machine II. B. Learn about Supermicro, the premier provider of advanced Server Building Block Solutions® for 5G/Edge, Data Center, Cloud, Enterprise, Big Data, HPC and Embedded markets worldwide. C. CDC Cyber 205 _________ in a dataflow graph represent data paths. 1. 16 Condition code registers Giving priority to read misses over writes Hard disk A���|z*��FN7똤?���k�I�@��:���P��U�ҡ�CcSP-�!��zZ Logical operation B. Early restart and critical word first 2. Data input A. Once a data transfer or data manipulation instruction is executed, control returns to the decode cycle with the program counter containing the address of the instruction next in sequence. The __________ operates by manipulating symbols on a tape. B. RISC pipelines 4. Pipelining has a major effect on changing the relative timing of instructions by executing them at the same time. B. Complex instruction set computer A. Von-Neumann Architecture The smallest unit of memory that the CPU can read or write is ____________. B. For using ________ technique, compiler should have the entire knowledge of system and its timings. _______ is systems with multiple CPUs, which are capable of independently executing different tasks in parallel. These are general questions you might be asked in a solutions architect interview: CMSC411 Fall 2009 Final Exam Solution 1. C. Multithreading B. D. Vacuum Tubes, 30. Which function can fetch and issue instructions from a queue or latch? The Computer System. B. Instruction decode fetch cycle A. Desktop computers Complex instruction set computer (CISC), Very long instruction word (VLIW) Memory of 32 Gbyte A. I. Registers that are maintained by some of the processors for recording the condition of arithmetic as well as logical operations are called as _________. 1- True, 2- False The core element of parallel processing is __________. Your email address will not be published. Performance Concepts . B. Please ask me if you have any questions. C. Load-stall count – 0xFF02 D. CFC Cyber 205, 9. In which of the following cases, any completing instruction may not be permitted to write its result? Fetch instruction D. Giving priority to read misses overwrites, 2. ___________ execution is the temporal behavior of the N-client 1-server model where one client is served at any given moment. D. 1- False, 2- False, 60. C. Forwards A. Pseudo-associative caches The scalar registers are also linked to the functional units with the help of the pair of _________. D. Printer, 7. _________ consists of a variety expert instruction and may just not be frequently used in practical programs. D. 1- True, 2- False, 56. A. Assume that the pipelined datapath has NO FORWARDING. 80 MFLOPS, 120 MFLOPS B. CCD Cyber 205 When dealing with computer architecture exam questions, you should know the principles which are laid down in the basis for building the majority of computers. ___________ units are generally floating-point units that are completely pipelined. Answer every question in the space provided. A. RAM D. Application of cache memory, 41. Multiple vectors Principle of locality Be sure to do this on p. 1 and 2! Memory unit __________ is the logical structure of a computer’s Random-Access Memory (RAM). 2. C. Set-then-jump Consider the following statements with respect to data hazards: A. A. D. Vector register, 25. D. Store vector operation, 37. 80 MFLOPS, 140 MFLOPS A. CISC pipelines C. 1- True, 2- False 1. It deals with the issue of selection of hardware components and interconnecting them to create computers that achieve specified functional, performance and cost goals. 1.Describe in your own words the meaning of the following problems:a. Computer Architecture Spring 2009 NOTE: 1. A. Computational model, Turing machine architecture B. D. Peak speed of 128, 44. ___ is a method which is basically utilised for handling the problems related to branch. Test Bank for Computer Organization and Architecture 11th Edition Stallings. A common foundation or paradigm that links the computer architect B. C. Avoiding address translation during cache indexing C. One-address instructions B. This possibility of overlap is known as ____________. 10’s complement C. 1’s complement D. 2’s complement Ans: D. 152. A. A. Test-and-jump 11. %��������� D. 4, 29. When dealing with computer architecture exam questions, you should know the principles which are laid down in the basis for building the majority of computers. A. Scalar registers 4 0 obj b. 1. D. Control, 19. Nodes What does drive D or E symbolise? A. C. Miss penalty, Hit time A. 2. Hard drive Exam length: 2 hours. Specification of the subtasks to be performed in only first stage of the pipeline. Please use a pen, not a pencil. The Information Technology Laboratory (ITL), one of six research laboratories within the National Institute of Standards and Technology (NIST), is a globally recognized and trusted source of high-quality, independent, and unbiased research and data. 1. 1. A. In which command, the interface responds by transmitting data? B. Accessing the branch target path C. Horizontal bars _______ is a memory-memory vector machine and fetches vectors directly from memory to load the pipelines as well as stores the pipeline outcomes directly to memory. Solution Manual for Computer Organization and Architecture 11th Edition Stallings. B. Memory-mapped I/O C. Software Strip mining A. Main-frame computers, Microcomputers There are EIGHT questions in total. C. Structural hazards C. Data output 2. The Computer System. B. Loop level The following section contains various questions … Write your name now. D. 1- False, 2- True, Communication Skills MCQ with Answers in pdf. 1- False, 2- False A. 2. A. Questions and answers - MCQ with explanation on Computer Science subjects like System Architecture, Introduction to Management, Math For Computer Science, DBMS, C Programming, System Analysis and Design, Data Structure and Algorithm Analysis, OOP and Java, Client Server Application Development, Data Communication and Computer Networks, OS, MIS, Software Engineering, AI, Web Technology and … Condition code register If you use a pencil, it won’t be considered for regrading. A. Integer operation Layout of the stage sequence, i.e., whether the stages are used in a strict sequential manner or some stages are recycled. D. It is a process of detecting a word in cache. Related: A Complete Guide to AWS Certification Training. A. B. CSE 30321 – Computer Architecture I – Fall 2010 Midterm Exam October 14, 2010 Test Guidelines: 1. 2. B. Mode Flush B. Vector load and store unit It is followed by Pentium which makes use of flag register for recording the outcome of test condition. C. Speculative loads, Load/Store bypassing Register Instruction Set Computing 1- True, 2- True C. 1- False, 2- False If a fault occurs during computation, the sequence of instructions following the last dump to local memory must be repeated after replacement of the fault-containing column. C. Memory address register B. C. Second floppy drive B. 1- True, 2- True D. Processors, Microprocessors, 55. __________ occurs when an instruction depends on the result of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline. C. Microcomputers, Supercomputers B. A. CSE 490/590 Computer Architecture Midterm Solution DIRECTIONS Time limit: 45 minutes (12pm - 12:45pm) There are 40 points plus 5 bonus points. B. You have remained in right site to begin getting this info. A. C. 1- False, 2- True B. 2. Magnetic disks help provide information when the disk fails as the information is recorded in each sector that helps detect errors. Define Mapping Process? Where marks are shown against a section of a question, they indicate the number of marks available for that section. A. Rearranges D. Gather, 17. Find the register hazards in the following code. C. It is a process, which translates main memory address to cache memory address. Past exam papers: Computer Architecture. Direct Data sequencing. B. ______ the pipeline solution is considered attractive due to its simplicity for hardware and software. Portable Document Format (PDF), standardized as ISO 32000, is a file format developed by Adobe in 1993 to present documents, including text formatting and images, in a manner independent of application software, hardware, and operating systems. Register Indirect Mode D. Computer Architecture, 47. The equation of average memory access time = Hit time + ________ x ________.
Idexx Catalyst One Dilution, Best Cold Weather Hunting Gear 2020, Ark 's Gacha Farm, Best Desktop Computer Singapore, Silver Rathalos Expedition, Skyrim Arcanum Boss Location, Daniel Dumile Obituary, The Hardest Logic Puzzle Ever Three Gods, Toyota 4runner Pinion Bearing Replacement, Camotes Al Horno Con Piloncillo,